About Us Technology Products & Solutions News & Events Contact Us
Français
 
Home / Products & Solutions / PLM-1 Chip /
products
Solutions
Pin Out
Functional Summary
Transceiver Introduction
Transceiver Coding
Transceiver Protocol
Transceiver System Architecture
Transceiver Host
Transceiver Interoperability
Products
Library
Engineering Services

Functional Summary

The PLC-1 Transceiver provides the following list of functions

  • Very robust FSK demodulation technique, high noise immunity,
  • Low-harmonic narrowband modulation,
  • Programmable baud rate from 100 bauds to 30,000 bauds,
  • Programmable central frequency from 50 to 500 kHz,
  • Complete Medium Access Controls (MAC) logic on the device,
  • CSMA/CD type collision detection and resolution,
  • Programmable automatic preamble generation,
  • Programmable automatic packet-priority management with four levels
    (highest, high, standard and differed),
  • Packet queuing function,
  • Error detection (CRC 16),
  • High-efficiency Forward Error Correction (FEC),
  • Nibble-oriented efficient data encoding/decoding with control characters EOF
    and EOP using Hamming code,
  • Full transaction-type management using unacknowledged and acknowledged message,
  • General timer used for delay timing of retransmission, duplicate packet rejection,
  • Parallel and serial interface port (SPI compliant),
  • Protocol neutrality, transports any high-level protocol packet
    (known or user-defined protocols) in a single network.

Technical specifications:

  • Size (inches): Width: 0.41
                         Length: 0.36
                         Thickness: ~0.07
  • Total Power Consumption: 0.032 Watts
  • 3.3V +/- 10% operating core voltage
  • 3V (5V tolerant) TTL I/O
  • QFP 44 pins package
  • -40°C TO 85°C operating temperature range
  • MTBF: 8.57 x 108 hours